

## **FEATURES:**

- Single 3.0-3.6V Read and Write Operations
- Serial Interface Architecture
- Byte Serial Read with Single Command
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption
  - Active Current: 10 mA (typical)
  - Standby Current: 10 µA (typical)
- Sector or Chip-Erase Capability
  - Uniform 4 KByte sectors
- Fast Erase and Byte-Program
  - Chip-Erase Time: 70 ms (typical)
  - Sector-Erase Time: 18 ms (typical)
  - Byte-Program Time: 14 µs (typical)

- Automatic Write Timing
  Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  Software Status
- 10 MHz Max Clock Frequency
- Hardware Reset Pin (RST#)
  - Resets the device to Standby Mode
- CMOS I/O Compatibility
- Hardware Data Protection (WP#)
  - Protects and unprotects the device from Write operation
- Packages Available
  - 8-lead SOIC (4.9mm x 6mm)
  - 8-contact WSON

## **PRODUCT DESCRIPTION**

The SST45LF010 is a 1 Mbit serial flash memory manufactured with SST's proprietary, high performance CMOS SuperFlash technology. The 1 Mbit of memory is organized as 32 sectors of 4096 Bytes. The flash memory uses a 4wire serial interface and a chip enable to select and sequentially access its data. The serial interface consists of; serial data input (SI), serial data output (SO), serial clock (SCK), and chip enable (CE#). A write protect (WP#) inhibits the entire memory from Write operation and a hardware reset pin (RST#) resets the device to standby mode.

The SST45LF010 device is offered in both 8-lead SOIC and 8-contact WSON packages. See Figure 2 for the pin assignments.

## **Device Operation**

The SST45LF010 uses bus cycles of 8 bits each for commands, data, and addresses to execute operations. The operation instructions are listed in Table 3.

All instructions are synchronized off a high to low transition of CE#. The first low to high transition on SCK will initiate the instruction sequence. Inputs will be accepted on the rising edge of SCK starting with the most significant bit. Any low to high transition on CE# before the input instruction completes will terminate any instruction in progress and return the device to the standby mode.

## Read

The Read operation outputs the data in order from the initial accessed address. While SCK is input, the address will be incremented automatically until end (top) of the address space (1FFFFH), then the internal address pointer automatically increments to beginning (bottom) of the address space (00000H), and data out stream will continue. The read data stream is continuous through all addresses until terminated by a low to high transition on CE#.

# Sector/Chip-Erase Operation

The Sector-Erase operation clears all bits in the selected sector to FFH. The Chip-Erase instruction clears all bits in the device to FFH.

# **Byte-Program Operation**

The Byte-Program operation programs the bits in the selected byte to the desired data. The selected byte must be in the erased state (FFH) when initiating a Program operation. The data is input from bit 7 to bit 0 in order.

# **Software Status Operation**

The Status operation determines if an Erase or Program operation is in progress. If bit 0 is at a "0" an Erase or Program operation is in progress, the device is busy. If bit 0 is at a "1" the device is ready for any valid operation. The status read is continuous with ongoing clock cycles until terminated by a low to high transition on CE#.

## Data Sheet



# 1 Mbit Serial Flash SST45LF010

## Data Sheet

## Reset

Reset will terminate any operation, e.g., Read, Erase and Program, in progress. It is activated by a high to low transition on the RST# pin. The device will remain in reset condition as long as RST# is low. Minimum reset time is 10  $\mu$ s. See Figure 15 for reset timing diagram. RST# is internally pulled-up and could remain unconnected during normal operation. After reset, the device is in standby mode, a high to low transition on CE# is required to start the next operation.

An internal power-on reset circuit protects against accidental data writes. Applying a logic level low to RST# during the power-on process then changing to a logic level high when  $V_{DD}$  has reached the correct voltage level will provide additional protection against accidental writes during power on.

# Read SST ID/Read Device ID

The Read SST ID and Read Device ID operations read the JEDEC assigned manufacturer's identification and the manufacturer assigned device IDs. These IDs may be used to determine the actual device resident in the system.

#### TABLE 1: PRODUCT IDENTIFICATION

	Byte	Data
Manufacturer's ID	0000H	BFH
Device ID	0001H	42H

#### T1.2 372

## Write Protect


The WP# pin provides inadvertent write protection. The WP# pin must be held high for any Erase or Program operation. The WP# pin can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for all other operations. In typical use, the WP# pin is connected to  $V_{SS}$  with a standard pull-down resistor. WP# is then driven high whenever an Erase or Program operation is required. If the WP# pin is tied to  $V_{DD}$  with a pull-up resistor, then all operations may occur and the write protection feature is disabled. The WP# pin has an internal pull-up and could remain unconnected when not used.

## Reduced-Function Option (SST45LF010-10-4C-SA-DD014)

The SST45LF010-10-4C-SA-DD014 is a reduced-function option of the SST45LF010-10-4C-xA.


For these devices, SST only tests and guarantees functionality when separate serial input and serial output data lines are used. Valid connections must be as illustrated in Figure 1.

The RESET# pin is not tested during production; it must be left unconnected or tied to  $V_{DD}$ .




### FIGURE 1: VALID CONNECTIONS FOR SST45LF010-10-4C-SA-DD014









# FIGURE 2: PIN ASSIGNMENTS

## TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions
SCK	Serial Clock	To provide the timing of the serial interface. Commands, addresses, or input data are latched on the rising edge of the clock input, while output data is shifted out on the falling edge of the clock input.
SI	Serial Data Input	To transfer commands, addresses, or data serially into the device. Inputs are latched on the rising edge of the serial clock.
SO	Serial Data Output	To transfer data serially out of the device. Data is shifted out on the falling edge of the serial clock.
CE#	Chip Enable	The device is enabled by a high to low transition on CE#.
WP#	Write Protect	To protect the device from unintentional Write (Erase or Program) operations. When WP# is low, all Erase and Program commands are ignored. When WP# is high, the device may be erased or programmed. This pin has an internal pull-up and could remain unconnected when not used.
RST#	Reset	A high to low transition on RST# will terminate any operation in progress and reset the internal logic to the standby mode. The device will remain in the reset condition as long as the RST# is low. Operations may only occur when RST# is high. This pin has an internal pull-up and could remain unconnected when not used.
$V_{DD}$	Power Supply	To provide power supply (3.0-3.6V).
V <sub>SS</sub>	Ground	

T2.5 372



Bus Cycle <sup>2</sup>		1	2		3		4			5		6		7
Cycle Type/ Operation <sup>3,4</sup>	S <sub>IN</sub>	Sout	S <sub>IN</sub>	S <sub>OUT</sub>	S <sub>IN</sub>	Sout	S <sub>IN</sub>	Sout	S <sub>IN</sub>	S <sub>OUT</sub>	S <sub>IN</sub>	S <sub>OUT</sub>	S <sub>IN</sub>	S <sub>OUT</sub>
Read	FFH	Hi-Z	A <sub>23</sub> -A <sub>16</sub>	Hi-Z	A <sub>15</sub> -A <sub>8</sub>	Hi-Z	A <sub>7</sub> -A <sub>0</sub>	Hi-Z	Х	Hi-Z	Х	Hi-Z	Х	D <sub>OUT</sub>
Sector-Erase <sup>5</sup>	20H	Hi-Z	A <sub>23</sub> -A <sub>16</sub>	Hi-Z	A <sub>15</sub> -A <sub>8</sub>	Hi-Z	Х	Hi-Z	D0H	Hi-Z	Х	Hi-Z	Х	Hi-Z
Chip-Erase	60H	Hi-Z	Х	Hi-Z	Х	Hi-Z	Х	Hi-Z	D0H	Hi-Z	Х	Hi-Z	Х	Hi-Z
Byte-Program	10H	Hi-Z	A <sub>23</sub> -A <sub>16</sub>	Hi-Z	A <sub>15</sub> -A <sub>8</sub>	Hi-Z	A <sub>7</sub> -A <sub>0</sub>	Hi-Z	D <sub>IN</sub>	Hi-Z	Х	Hi-Z	Х	Hi-Z
Status Reg.	9FH	Х	Х	D <sub>OUT</sub>	Х	Note <sup>6</sup>	Х	Note <sup>6</sup>	Х	Note <sup>6</sup>	Х	Note <sup>6</sup>	Х	Note <sup>6</sup>
Read-ID	90H	Hi-Z	00H	Hi-Z	00H	Hi-Z	ID Addr <sup>7</sup>	Hi-Z	Х	D <sub>OUT</sub> <sup>7</sup>	Х	Note <sup>8</sup>	Х	Note <sup>8</sup>
														T3.10 372

#### TABLE 3: DEVICE OPERATION INSTRUCTIONS<sup>1</sup>

1. For SST45LF010,  $A_{23}$ - $A_{17}$  can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

2. One bus cycle is eight clock periods

3. Operation: SIN=Serial In, SOUT=Serial Out

4. X = Dummy cycles (can be  $V_{IL}$  or  $V_{IH}$ , but no other value.)

5.  $A_{16}$ - $A_{12}$  are used to determine sector address,  $A_{11}$ - $A_8$  can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

6. The status read is continuous with ongoing clock cycles until terminated by a low to high transition on CE#.

7. Manufacturer's ID = BFH, is read with  $A_0 = 0$  and Device ID = 42H, is read with  $A_0 = 1$ ; All other address bits are 0

8. The data output is arbitrary.

#### TABLE 4: DEVICE OPERATION TABLE

Operation	SI	SO	CE# <sup>1</sup>	WP#	RST#
Read	Х	D <sub>OUT</sub>	Low	Х	High
Sector-Erase	Х	Х	Low	High	High
Chip-Erase	Х	Х	Low	High	High
Byte-Program	D <sub>IN</sub>	Х	Low	High	High
Software-Status	Х	D <sub>OUT</sub>	Low	Х	High
Reset <sup>2</sup>	Х	Х	Х	Х	Low
Read SST ID	Х	D <sub>OUT</sub>	Low	Х	High
Read Device ID	Х	D <sub>OUT</sub>	Low	Х	High

1. A high to low transition on CE# will be required to start any device operation except for Reset.

T4.6 372

2. The RST# low will return the device to standby and terminate any Erase or Program operation in progress.



**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	
Storage Temperature	
D. C. Voltage on Any Pin to Ground Potential	$\dots \dots \dots \dots \dots -0.5V$ to V <sub>DD</sub> +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V <sub>DD</sub> +2.0V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current <sup>1</sup>	

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

#### **OPERATING RANGE**

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0°C to +70°C	3.0-3.6V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 5 ns
Output Load $C_L = 30 \text{ pF}$
See Figures 3 and 4

### TABLE 5: DC OPERATING CHARACTERISTICS V<sub>DD</sub> = 3.0-3.6V

			Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Active V <sub>DD</sub> Current				SCK input=V <sub>ILT</sub> /V <sub>IHT</sub> at f=10 MHz Max
	Read		20	mA	CE#=V <sub>IL</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
	Program and Erase		30	mA	CE#=V <sub>IL</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		15	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
ILI	Input Leakage Current		1	μA	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>LO</sub>	Output Leakage Current		1	μA	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
IIL	Input Low Current <sup>1</sup>		360	μA	WP#, RST#=GND
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
VIHC	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

1. This parameter only applies to WP# and RST# pins.

T5.4 372



T6.1 372

Parameter	Description	Test Condition	Maximum
C <sub>OUT</sub> <sup>1</sup>	Output Pin Capacitance	$V_{OUT} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

## TABLE 6: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

#### TABLE 7: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> 1	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78
	·			T7.1 372


1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

# TABLE8: AC OPERATING CHARACTERISTICS, V<sub>DD</sub> = 3.0-3.6V


			Limits	
Symbol	Parameter	Min	Max	Units
F <sub>CLK</sub>	Serial Clock Frequency		10	MHz
Т <sub>SCKH</sub>	Serial Clock High Time	45		ns
T <sub>SCKL</sub>	Serial Clock Low Time	45		ns
T <sub>CES</sub>	CE# Setup Time	250		ns
T <sub>CEH</sub>	CE# Hold Time	250		ns
Т <sub>СРН</sub>	CE# High Time	250		ns
T <sub>CHZ</sub>	CE# High to High-Z Output		25	ns
T <sub>CLZ</sub>	SCK Low to Low-Z Output	0		ns
T <sub>RLZ</sub>	RST# Low to High-Z Output		25	ns
T <sub>DS</sub>	Data In Setup Time	20		ns
T <sub>DH</sub>	Data In Hold Time	20		ns
Т <sub>ОН</sub>	Output Hold from SCK Change	0		ns
Tv	Output Valid from SCK		35	ns
T <sub>WPS</sub>	Write Protect Setup Time	10		ns
T <sub>WPH</sub>	Write Protect Hold Time	10		ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		100	ms
T <sub>BP</sub>	Byte-Program		20	μs
T <sub>RST</sub>	Reset Pulse Width	10		μs
T <sub>REC</sub>	Reset Recovery Time		1	μs
T <sub>PURST</sub>	Reset Time After Power-Up	10		μs

T8.2 372











## FIGURE 4: A TEST LOAD EXAMPLE






## FIGURE 5: SERIAL INPUT TIMING DIAGRAM (INACTIVE SERIAL CLOCK LOW)



### FIGURE 6: SERIAL OUTPUT TIMING DIAGRAM (INACTIVE SERIAL CLOCK LOW)














FIGURE 8: CHIP-ERASE TIMING DIAGRAM






## FIGURE 9: BYTE-PROGRAM TIMING DIAGRAM




372 ILL F10.6


### FIGURE 10: READ TIMING DIAGRAM






Note: 1. SST Manufacturer's ID = BFH is read with  $A_0=0$ SST45LF010 Device ID = 42H is read with  $A_0=1$ 


























# PRODUCT ORDERING INFORMATION



1. For details, see "Reduced-Function Option (SST45LF010-10-4C-SA-DD014)" on page 2.

#### Valid combinations for SST45LF010


SST45LF010-10-4C-SA SST45LF010-10-4C-QA SST45LF010-10-4C-SA-DD014

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

Non-Pb: Several devices in this data sheet are also offered in non-Pb (no lead added) packages. The non-Pb part number is simply the standard part number with the letter "E" added to the end of the package code. The non-Pb package codes corresponding to the packages listed above are SAE and QAE.




# PACKAGING DIAGRAMS



8-LEAD SMALL OUTLINE INTEGRATED CIRCUIT (SOIC) SST PACKAGE CODE: SA





## 8-CONTACT ULTRA-THIN SMALL OUTLINE NO-LEAD (WSON) SST PACKAGE CODE: QA

### TABLE 9: REVISION HISTORY

Number		Description	Date
03	•	2002 Data Book	May 2002
04	•	Added section for Custom Specification number DD014 on page 2	Mar 2003
	•	Part number changes - see page 14 for additional information	
	•	Clarified the Test Conditions for Active $V_{DD}$ Current parameter in Table 5 on page 6	

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com